samples/powerpc-e500v2-linux-gnuspe/reported.by
author "Yann E. MORIN" <yann.morin.1998@anciens.enib.fr>
Sat Jan 09 16:05:01 2010 +0100 (2010-01-09)
changeset 1719 5c0d326c2cea
parent 935 e175e3538310
child 2139 983823b3b569
permissions -rw-r--r--
libc/glibc: correctly handle dual-bitness archs

If the selected ARCH is dual-bitness (eg. supports 32- and 64-bit),
then we need to know the correct place where to fetch some headers.
Currently, this applies only to x86 variants: i386 and x86_64.
yann@930
     1
reporter_name="Nate CASE"
yann@930
     2
reporter_url="http://sourceware.org/ml/crossgcc/2008-10/msg00016.html"
yann@935
     3
reporter_comment="This is a sample config file for Freescale e500v2 processors (e.g.,
yann@935
     4
MPC8548, MPC8572).  It uses eglibc (for e500/SPE patches) and a recent
yann@935
     5
gcc (4.3.1, for e500v2 DPFP support) and will generate appropriate
yann@935
     6
dual-precision floating point instructions by default.
yann@935
     7
yann@935
     8
Note: If building a Linux kernel with this toolchain, you will want to
yann@935
     9
make sure -mno-spe AND -mspe=no are passed to gcc to prevent SPE
yann@935
    10
ABI/instructions from getting into the kernel (which is currently
yann@935
    11
unsupported).  At this time, the kernel build system only passes
yann@1076
    12
-mno-spe by default (this should be fixed soon hopefully)."