patches/strace/4.5.18/120-fix-arm-bad-syscall.patch
author "Yann E. MORIN" <yann.morin.1998@anciens.enib.fr>
Sun Nov 16 20:37:39 2008 +0000 (2008-11-16)
changeset 1045 b665e9fb06f9
permissions -rw-r--r--
Make strace 4.5.17 and 4.5.18 build with latest uClibc (which no longer install cachectl.h).
Patch from OpenEmbedded, by Khem (RAJ?), and forwarded by Joachim NILSSON.

/trunk/patches/strace/4.5.17/180-no_cachectl.patch | 35 35 0 0 ++++++++++++++++++++++++++++
/trunk/patches/strace/4.5.18/170-no_cachectl.patch | 35 35 0 0 ++++++++++++++++++++++++++++
2 files changed, 70 insertions(+)
yann@951
     1
diff -dur strace-4.5.16.orig/syscall.c strace-4.5.16/syscall.c
yann@951
     2
--- strace-4.5.16.orig/syscall.c	2006-12-21 23:13:33.000000000 +0100
yann@951
     3
+++ strace-4.5.16/syscall.c	2007-07-14 19:21:44.000000000 +0200
yann@951
     4
@@ -1045,6 +1045,15 @@
yann@951
     5
 		/*
yann@951
     6
 		 * Note: we only deal with only 32-bit CPUs here.
yann@951
     7
 		 */
yann@951
     8
+
yann@951
     9
+		if (!(tcp->flags & TCB_INSYSCALL) &&
yann@951
    10
+		    (tcp->flags & TCB_WAITEXECVE)) {
yann@951
    11
+			/* caught a fake syscall from the execve's exit */
yann@951
    12
+			tcp->flags &= ~TCB_WAITEXECVE;
yann@951
    13
+			return 0;
yann@951
    14
+		}
yann@951
    15
+
yann@951
    16
+
yann@951
    17
 		if (regs.ARM_cpsr & 0x20) {
yann@951
    18
 			/*
yann@951
    19
 			 * Get the Thumb-mode system call number