patches/gcc/4.6.1/000-gcc-bug-54369.patch
author Cody P Schafer <dev@codyps.com>
Mon May 12 00:02:13 2014 +0200 (2014-05-12)
changeset 3322 eb13867a034c
parent 3049 f0ae157444dc
permissions -rw-r--r--
arch/powerpc: add powerpc64le support

Technically, I don't forbid powerpcle support either, but I'm not sure that
there is any library/compiler support for that at the moment (though the hw
technically makes it possible).

powerpc64le needs glibc 2.19 and gcc 4.9. I haven't looked into the support
tools, but at least gdb 7.5 is too old (7.7.1 definitely has support).

Also make powerpc64 non-experimental. It's practically old at this point.

Signed-off-by: Cody P Schafer <dev@codyps.com>
[yann.morin.1998@free.fr: use ${target_endian_le} and ${target_bits_64}]
Signed-off-by: "Yann E. MORIN" <yann.morin.1998@free.fr>
Message-Id: <64bfbbced9dd8f62e0d6.1399801945@gun>
Patchwork-Id: 347775
f@3049
     1
Author: ebotcazou
f@3049
     2
Date: Sun Sep  2 10:37:49 2012
f@3049
     3
New Revision: 190860
f@3049
     4
f@3049
     5
URL: http://gcc.gnu.org/viewcvs?root=gcc&view=rev&rev=190860
f@3049
     6
Log:
f@3049
     7
    PR rtl-optimization/54369
f@3049
     8
    * config/mips/mips.c (mips_reorg): Invoke cleanup_barriers before
f@3049
     9
    calling dbr_schedule.
f@3049
    10
    * config/sparc/sparc.c (sparc_reorg): Likewise.
f@3049
    11
f@3049
    12
Modified:
f@3049
    13
    branches/gcc-4_6-branch/gcc/ChangeLog
f@3049
    14
    branches/gcc-4_6-branch/gcc/config/mips/mips.c
f@3049
    15
    branches/gcc-4_6-branch/gcc/config/sparc/sparc.c
yann@3104
    16
yann@3104
    17
[yann.morin.1998@free.fr: remove the sparc part, it does not apply]
yann@3104
    18
f@3049
    19
---
f@3049
    20
--- gcc-4_6-branch/gcc/config/mips/mips.c	2012/09/02 10:36:54	190859
f@3049
    21
+++ gcc-4_6-branch/gcc/config/mips/mips.c	2012/09/02 10:37:49	190860
f@3049
    22
@@ -15083,7 +15083,10 @@
f@3049
    23
     }
f@3049
    24
 
f@3049
    25
   if (optimize > 0 && flag_delayed_branch)
f@3049
    26
-    dbr_schedule (get_insns ());
f@3049
    27
+    {
f@3049
    28
+      cleanup_barriers ();
f@3049
    29
+      dbr_schedule (get_insns ());
f@3049
    30
+    }
f@3049
    31
   mips_reorg_process_insns ();
f@3049
    32
   if (!TARGET_MIPS16
f@3049
    33
       && TARGET_EXPLICIT_RELOCS