|
yann@1
|
1 |
From http://gcc.gnu.org/ml/gcc-patches/2003-11/msg00832.html, by
|
|
yann@1
|
2 |
Richard Earnshaw. Fixes http://gcc.gnu.org/PR22528
|
|
yann@1
|
3 |
|
|
yann@1
|
4 |
--- gcc-3.3.4/gcc/config/arm/arm.md.orig 2004-03-30 22:43:44.000000000 +0200
|
|
yann@1
|
5 |
+++ gcc-3.3.4/gcc/config/arm/arm.md 2005-08-15 12:21:55.000000000 +0200
|
|
yann@1
|
6 |
@@ -4275,7 +4275,7 @@
|
|
yann@1
|
7 |
(set (match_dup 2)
|
|
yann@1
|
8 |
(ashiftrt:SI (match_operand 0 "" "") (const_int 8)))
|
|
yann@1
|
9 |
;; store the high byte
|
|
yann@1
|
10 |
- (set (match_dup 4) (subreg:QI (match_dup 2) 0))] ;explicit subreg safe
|
|
yann@1
|
11 |
+ (set (match_dup 4) (match_dup 5))]
|
|
yann@1
|
12 |
"TARGET_ARM"
|
|
yann@1
|
13 |
"
|
|
yann@1
|
14 |
{
|
|
yann@1
|
15 |
@@ -4291,7 +4291,8 @@
|
|
yann@1
|
16 |
operands[1] = adjust_address (operands[1], QImode, 0);
|
|
yann@1
|
17 |
operands[3] = gen_lowpart (QImode, operands[0]);
|
|
yann@1
|
18 |
operands[0] = gen_lowpart (SImode, operands[0]);
|
|
yann@1
|
19 |
- operands[2] = gen_reg_rtx (SImode);
|
|
yann@1
|
20 |
+ operands[2] = gen_reg_rtx (SImode);
|
|
yann@1
|
21 |
+ operands[5] = gen_lowpart (QImode, operands[2]);
|
|
yann@1
|
22 |
}"
|
|
yann@1
|
23 |
)
|
|
yann@1
|
24 |
|
|
yann@1
|
25 |
@@ -4299,7 +4300,7 @@
|
|
yann@1
|
26 |
[(set (match_dup 4) (match_dup 3))
|
|
yann@1
|
27 |
(set (match_dup 2)
|
|
yann@1
|
28 |
(ashiftrt:SI (match_operand 0 "" "") (const_int 8)))
|
|
yann@1
|
29 |
- (set (match_operand 1 "" "") (subreg:QI (match_dup 2) 3))]
|
|
yann@1
|
30 |
+ (set (match_operand 1 "" "") (match_dup 5))]
|
|
yann@1
|
31 |
"TARGET_ARM"
|
|
yann@1
|
32 |
"
|
|
yann@1
|
33 |
{
|
|
yann@1
|
34 |
@@ -4316,13 +4317,14 @@
|
|
yann@1
|
35 |
operands[3] = gen_lowpart (QImode, operands[0]);
|
|
yann@1
|
36 |
operands[0] = gen_lowpart (SImode, operands[0]);
|
|
yann@1
|
37 |
operands[2] = gen_reg_rtx (SImode);
|
|
yann@1
|
38 |
+ operands[5] = gen_lowpart (QImode, operands[2]);
|
|
yann@1
|
39 |
}"
|
|
yann@1
|
40 |
)
|
|
yann@1
|
41 |
|
|
yann@1
|
42 |
;; Subroutine to store a half word integer constant into memory.
|
|
yann@1
|
43 |
(define_expand "storeinthi"
|
|
yann@1
|
44 |
[(set (match_operand 0 "" "")
|
|
yann@1
|
45 |
- (subreg:QI (match_operand 1 "" "") 0))
|
|
yann@1
|
46 |
+ (match_operand 1 "" ""))
|
|
yann@1
|
47 |
(set (match_dup 3) (match_dup 2))]
|
|
yann@1
|
48 |
"TARGET_ARM"
|
|
yann@1
|
49 |
"
|
|
yann@1
|
50 |
@@ -4363,6 +4365,7 @@
|
|
yann@1
|
51 |
operands[3] = adjust_address (op0, QImode, 1);
|
|
yann@1
|
52 |
operands[0] = adjust_address (operands[0], QImode, 0);
|
|
yann@1
|
53 |
operands[2] = gen_lowpart (QImode, operands[2]);
|
|
yann@1
|
54 |
+ operands[1] = gen_lowpart (QImode, operands[1]);
|
|
yann@1
|
55 |
}"
|
|
yann@1
|
56 |
)
|
|
yann@1
|
57 |
|
|
yann@1
|
58 |
@@ -4682,11 +4685,12 @@
|
|
yann@1
|
59 |
(set (match_dup 3)
|
|
yann@1
|
60 |
(ashiftrt:SI (match_dup 2) (const_int 16)))
|
|
yann@1
|
61 |
(set (match_operand:HI 0 "s_register_operand" "")
|
|
yann@1
|
62 |
- (subreg:HI (match_dup 3) 0))]
|
|
yann@1
|
63 |
+ (match_dup 4))]
|
|
yann@1
|
64 |
"TARGET_ARM"
|
|
yann@1
|
65 |
"
|
|
yann@1
|
66 |
operands[2] = gen_reg_rtx (SImode);
|
|
yann@1
|
67 |
operands[3] = gen_reg_rtx (SImode);
|
|
yann@1
|
68 |
+ operands[4] = gen_lowpart (HImode, operands[3]);
|
|
yann@1
|
69 |
"
|
|
yann@1
|
70 |
)
|
|
yann@1
|
71 |
|