patches/glibc/2.5.1/160-use_short_for_fnstsw.patch
author Michael Hope <michael.hope@linaro.org>
Wed Oct 19 15:27:32 2011 +1300 (2011-10-19)
changeset 2739 f320e22f2cba
parent 607 aaf7ae5cb11a
permissions -rw-r--r--
arch: add softfp support

Some architectures support a mixed hard/soft floating point, where
the compiler emits hardware floating point instructions, but passes
the operands in core (aka integer) registers.

For example, ARM supports this mode (to come in the next changeset).

Add support for softfp cross compilers to the GCC and GLIBC
configuration. Needed for Ubuntu and other distros that are softfp.

Signed-off-by: Michael Hope <michael.hope@linaro.org>
[yann.morin.1998@anciens.enib.fr: split the original patch]
Signed-off-by: "Yann E. MORIN" <yann.morin.1998@anciens.enib.fr>
yann@607
     1
Original patch from H.J. Lu, as reported there:
yann@607
     2
http://www.nabble.com/PATCH:-Use-short-for-fnstsw-td14775171.html
yann@607
     3
yann@607
     4
fnstsw stores 16bit into %ax. The upper 16bit of %eax is unchanged.
yann@607
     5
The new assembler (binutils-2.18.50.0.4 and up) will disallow "fnstsw %eax".
yann@607
     6
yann@607
     7
diff -dur glibc-2.6.1.orig/sysdeps/i386/fpu/ftestexcept.c glibc-2.6.1/sysdeps/i386/fpu/ftestexcept.c
yann@607
     8
--- glibc-2.6.1.orig/sysdeps/i386/fpu/ftestexcept.c	2004-03-05 11:14:48.000000000 +0100
yann@607
     9
+++ glibc-2.6.1/sysdeps/i386/fpu/ftestexcept.c	2008-06-24 10:56:14.000000000 +0200
yann@607
    10
@@ -26,7 +26,7 @@
yann@607
    11
 int
yann@607
    12
 fetestexcept (int excepts)
yann@607
    13
 {
yann@607
    14
-  int temp;
yann@607
    15
+  short temp;
yann@607
    16
   int xtemp = 0;
yann@607
    17
 
yann@607
    18
   /* Get current exceptions.  */