summaryrefslogtreecommitdiff
path: root/samples/riscv32-unknown-elf/crosstool.config
diff options
context:
space:
mode:
authorAntony Pavlov <antonynpavlov@gmail.com>2017-11-18 15:14:34 (GMT)
committerAntony Pavlov <antonynpavlov@gmail.com>2017-11-19 01:57:28 (GMT)
commitcc342748ce231a860d46300363a789cfc330c002 (patch)
tree18c6d1e5284152da3707a7c458c71ed427966034 /samples/riscv32-unknown-elf/crosstool.config
parent69c2ca97fbb1137d0b5717de47fd91a917811818 (diff)
add a bare metal RISC-V sample
Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
Diffstat (limited to 'samples/riscv32-unknown-elf/crosstool.config')
-rw-r--r--samples/riscv32-unknown-elf/crosstool.config5
1 files changed, 5 insertions, 0 deletions
diff --git a/samples/riscv32-unknown-elf/crosstool.config b/samples/riscv32-unknown-elf/crosstool.config
new file mode 100644
index 0000000..22a8f3f
--- /dev/null
+++ b/samples/riscv32-unknown-elf/crosstool.config
@@ -0,0 +1,5 @@
+CT_EXPERIMENTAL=y
+CT_ARCH_RISCV=y
+CT_TARGET_VENDOR=""
+CT_LIBC_NONE=y
+# CT_CC_GCC_LDBL_128 is not set