diff options
| -rw-r--r-- | config/arch/riscv.in | 2 | ||||
| -rw-r--r-- | samples/riscv32-hifive1-elf/crosstool.config | 6 | ||||
| -rw-r--r-- | samples/riscv32-hifive1-elf/reported.by | 3 |
3 files changed, 11 insertions, 0 deletions
diff --git a/config/arch/riscv.in b/config/arch/riscv.in index e8c1297..4efde97 100644 --- a/config/arch/riscv.in +++ b/config/arch/riscv.in @@ -5,6 +5,8 @@ ## ## select ARCH_SUPPORTS_32 ## select ARCH_DEFAULT_32 +## select ARCH_SUPPORTS_WITH_ABI +## select ARCH_SUPPORTS_WITH_ARCH ## select GCC_REQUIRE_7_or_later ## help The RISC-V architecture, as defined by: diff --git a/samples/riscv32-hifive1-elf/crosstool.config b/samples/riscv32-hifive1-elf/crosstool.config new file mode 100644 index 0000000..18f8870 --- /dev/null +++ b/samples/riscv32-hifive1-elf/crosstool.config @@ -0,0 +1,6 @@ +CT_EXPERIMENTAL=y +CT_ARCH_RISCV=y +CT_ARCH_ARCH="rv32ima" +CT_ARCH_ABI="ilp32" +CT_TARGET_VENDOR="hifive1" +# CT_CC_GCC_LDBL_128 is not set diff --git a/samples/riscv32-hifive1-elf/reported.by b/samples/riscv32-hifive1-elf/reported.by new file mode 100644 index 0000000..291cc00 --- /dev/null +++ b/samples/riscv32-hifive1-elf/reported.by @@ -0,0 +1,3 @@ +reporter_name="Franz Flasch" +reporter_url="https://github.com/franzflasch/crosstool-ng" +reporter_comment="" |