summaryrefslogtreecommitdiff
path: root/samples/riscv64-unknown-linux-gnu
AgeCommit message (Collapse)AuthorFilesLines
2022-02-11More sample config updatesAlexey Neyman1-3/+2
*-moxie*: DTC_VERBOSE is a wobbler, it depends on whether dtc is enabled on the host machine (if dtc is installed, DTC defaults to 'n' and hence prevents DTC_VERBOSE from appearing at all). Remove the option from config file so that its value reverts to the default. xtensa-fsf-elf: mark configuration obsolete so that it can use GDB 8.1 (it uses custom sources and needs to select the version therein) Signed-off-by: Alexey Neyman <stilor@att.net>
2019-03-20riscv64-unknown-linux-gnu: Add C++ SupportPalmer Dabbelt1-0/+1
We've had very solid support for C++ for quite a while now in RISC-V land, at least in our Linux targets. This patch set enables C++ support by default, which I assume most users will want. Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
2019-03-10Update the samples to v3Alexey Neyman1-1/+1
Signed-off-by: Alexey Neyman <stilor@att.net>
2019-02-09Run the samples through update to v2Alexey Neyman1-1/+1
Signed-off-by: Alexey Neyman <stilor@att.net>
2019-01-29Run the samples through `ct-ng update-samples`Alexey Neyman1-2/+2
- Pin sparc-leon-linux-gnu to GCC6, again. - Remove "brokenness" explanation from moxie-elf comment (was only applicable to stage-2 compiler, not final). Signed-off-by: Alexey Neyman <stilor@att.net>
2018-09-11riscv64: add rv64gc linux-gnu samplePaul Walmsley2-0/+15
This sample works well for the SiFive U540 device (and similar). Thanks to Jim Wilson <jimw@sifive.com> for his review, discovering several bugs (now fixed). Cc: Jim Wilson <jimw@sifive.com> Signed-off-by: Paul Walmsley <paul.walmsley@sifive.com>